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This is a brief overview on the background be-
hind the test set formulas generated by the QBM
tool. After establishing its application context,
its formal approach to the generation of QBF for-
mulas and the concrete test set formulas are de-
scribed. Finally, some related work will be cred-
ited and the source to obtain the open-source tool
will be identified.
1 Application Context
Programmable logic devices enable users to ex-
ploit the tremendous concurrency benefits of hard-
ware in their compute solutions without requiring
them to go through a silicon production process.
The most powerful among these devices are field-
programmable gate arrays (FPGAs) that provides
hundreds of thousands of logic slices, each one of
the capable of computing any arbitrary boolean
6-input function [1]. The configuration of these
devices is computed in a synthesis process, which
translates a behavioral or functional specification
into a structural netlist consisting of the config-
urable primitives found on the devices and their
configurations. These configurations include, for
instance, truth tables to be stored in lookup table
(LUT) components as well as datapath configura-
tions that establish the proper signal connections.
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The synthesis process may start from traditional
hardware description languages like VHDL [2],
from high-level imperative languages like C++ [3]
or from functional description in languages like
Chisel [4]. In any case, the specified behavior will
result in combinatorial equations that in their en-
tirety define the function for the transition from
one system state to the subsequent one also con-
sidering external inputs and computing outputs as
specified. The efficient mapping of these combina-
torial functions to the structural capabilities of the
targeted device architecture is crucial as it defines
the costs of hardware and power, and even limits
the application range of a device. Heuristics trans-
forming data structures like inverter graphs (AIG)
[5] are used to balance or reshape the dataflow
of the combinatorial computation so that it fits
well onto the target structure. Decomposition ap-
proaches may be used to identify the utility of
special-purpose resouces such as carry chains for
the implementation of a given function [6].
The mapping heuristics used by modern synthe-
sis tools are very mature and deliver high-quality
results. However, there is a growing number of
data center applications, most prominently neural
network inference [7], which rely on a highly par-
allel computation carried out by massively repli-
cated operator cores. For them, it is a paramount
benefit to use the optimal rather than just a very
good implementation of this operator. This makes
it also worthwhile to invest extra effort that goes
significantly beyond what would be acceptable in
a regular synthesis run.
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2 QBF Formulation
The mapping of a user-specified function to a given
reconfigurable logic structure can be expressed as
a QBF satisfiability problem as detailed below.
Solving this problem yields precise statements:
UNSAT that there is no implementation within
the range of the granted resources, or
SAT that such an implementation, indeed, exists.
It is remarkable that a satisfying assignment of the
variables under the outermost existential quanti-
fier of the formulas – which all follow an EAE
pattern – corresponds directly to an implementing
configuration of the programmable circuit. On the
other hand, a problem that has been found unsat-
isfiable is no longer worth pondering as no engi-
neering effort and experience will yield a solution
under the given resource constraints.
A digital combinational reconfigurable circuit
can be modeled by its characteristic function Φ
mapping its k boolean configuration variables and
its l boolean inputs to its m boolean outputs:
Φ : Bk ×Bl → Bm (1)
(c, x) 7→ y
with c = c0, . . . , ck−1
x = x0, . . . , xl−1
y = y0, . . . , ym−1
B = {0, 1}
The arguments c specify a concrete configuration
of the circuit. They are provided through internal
SRAM cells or fuses. Their update is relatively
slow or impossible altogether. Hence, the config-
ured values are kept constant over much or even
all the operation time.
The arguments x, on the other hand, are typical
functional inputs that are provided dynamically in
the course of operation. They are evaluated in the
context of the current configuration, which defines
the effective functionality of the circuit. The cir-
cuit is capable of implementing a target user func-
tion f : x 7→ y if and only if:
∃c. ∀x. Φ(c, x) = f(x) (2)
A satisfying assignment C : c 7→ Bk identifies
an implementing configuration for f .
Eq. (2) is already a valid formulation of the
problem of mapping a target user function f to
a configurable circuit with the characteristic func-
tion Φ. Both functions can be joined into a single
formula:
∃c. ∀x. F ′(c, x) (3)
A very practical format of F ′ is a conjunction of
clauses. This makes it a collection of constraints
that must be all satisfied. It can, thus, be con-
structed incrementally. This property is very valu-
able as it enables the compilation of the specified
model into its QBF formulation processing state-
ment after statement.
So as to further simplify the formulation of F ′,
it is helpful to introduce internal node variables
n that allow the composition of a constraint from
simpler subterms or subcomponents. Such node
variable may, for instance, represent the intercon-
nections to a component in a structural design.
So, the final structure of our problem statement
is:
∃c. ∀x. ∃n. F (c, x, n) (4)
Solving Eq. (4) then determines whether or not
there is a configuration of c of the configurable
circuit so that for all input combinations over x,
there is an assignment to the internal node vari-
ables n so that:
• the circuit works physically correct and satis-
fies all component specifications, and
• the circuit implements the specified user func-
tion f .
Note that F contains two parallel models of how
the inputs x relate to the outputs y ⊂ n. One
model specifies the relation as defined by the user
and the other relates the same inputs to the out-
puts via the configurable circuit description. Ob-
serve that the outputs y are subsumed by the in-
ternal node variables in this formulation. Also
note that it is only their role that differentiates
the variables into the three sets c, x and n. Oth-
erwise, they may all be viewed as signals or wires
carrying a single bit.
For producing a problem statement in QDI-
MACS format, F must be specified in conjunc-
tive normal form. This normal form is produced
internally by the QBM tool, which is freely avail-
able on GitHub1. The engineer can specify both
1https://github.com/preusser/qbm
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the configurable circuit as well as the desired func-
tion by structural and behavioral descriptions as
described by Preußer and Erxleben [8].
3 Test Set Formulas
The test set formulas are problem statements that
ask for the configuration of the lookup tables and
for the selection of their appropriate inputs so
as to implement binary word adders of different
bitwidth within a Xilinx carry-chain structure [1].
All problem statements are satisfiable. The test
set includes adder width of four through seven bits.
Recent experiments have shown that this range
can be expected to span from rather simple all
the way to currently infeasible problem complexi-
ties [8].
The test set includes, for each problem size,
three different formulations for the selection of the
inputs to a lookup table from the overall set of in-
puts, which includes logic one and zero in addition
to the actual operand words:
1. Each LUT input is driven by a configurable
multiplexer (CMUX) whose configuration de-
termines, which one of all the available input
signals is passed through.
2. The first LUT input is driven by a CMUX
selecting one from all the available input sig-
nals. The CMUX modeled for each subse-
quent LUT input can only choose from one
fewer input signal than the predecessor.
3. A CHOOSE operator is driving all the inputs of
the LUT. Its configuration determines, which
k of all the available inputs are forwarded.
For each possible selection, it only allows one
single permutation.
The first option is a naive approach. It models
the device capabilities well but introduces practi-
cally useless degrees of freedom. For instance, it
is irrelevant in what order inputs are provided to
a LUT, and it is pointless to feed the same input
twice. The second option takes a simple approach
to reduce the available degrees of freedom some-
what but only to a degree that each choice for a
LUT input can be made individually. The third
and last option goes the furthest. However, it is
based on identifying the one out of
(
n
k
)
com-
binations that selects the needed set of k inputs
from the n available ones.
So as to appreciate the differences of these dif-
ferent models of the input selection, consider the
number of configuration variables that is needed
to encode this selection. In the first naive model,
we require k · ⌈log n⌉ input variables; in the third
case,
⌈
log
(
n
k
)⌉
ones. We have:
k · ⌈log n⌉ ≥ ⌈k · log n⌉ (5)
=
⌈
log nk
⌉
(6)
≥
⌈
log
(
n
k
)⌉
(7)
Observe that the final inequality captures a gap
that grows significantly with k.
The drawback of the third approach is that
the encoding of the configuration for the selection
spans all configuration variables and becomes part
of all the clauses that must be generated. The lo-
cal configurations of the first two approaches, on
the other hand, comprise at most ⌈log n⌉ variables
producing much shorter clauses.
4 Related Work
Previous formal approaches to the boolean match-
ing of combinational computations to FPGA
structures were based on a SAT expansion of the
problem [9, 10]. These approaches are, thus, able
to benefit from the enormous advances in the tech-
nology of SAT solving [11]. However, the formula-
tion of the matching problem in SAT also implies
a heavily inflated problem specification.
This paper demonstrates how the mapping
problem is more naturally formulated as a QBF.
This approach avoids the inflation of the problem
specification by literally reiterating the set of the
defining clauses with fresh variables for every pos-
sible input combination. Note that this inflation
is, in fact, exponential in the number of Boolean
inputs. Internally, QBF solvers are not unlikely
to utilize SAT solvers themselves [12, 13]. How-
ever, exposing the natural structure of the prob-
lem to the solver and using a solver specialized
for this structure, can only benefit the developed
tool. The solvers are free in the organization of
their search for a solution and may cut away parts
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of it on the basis of their domain-specific knowl-
edge. An impetuous naive SAT expansion can only
disguise higher-level information on the problem
structure and neglects the existence of appropri-
ate tools.
5 Availability
QBM is open-sourced and available at
https://github.com/preusser/qbm. It is
published together with quick starting instruc-
tions and simple example problems like the
presented adders.
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